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Abstract
Are (set)-consensus objects necessary? This paper answer is negative.
We show that the availability of consensus objects can be replaced by restricting the set of
runs we consider. In particular we concentrate of the set of runs of the Immediate-Snapshot-
Model (IIS), and given the object we identify this restricted subset of IIS runs.
We further show that given an (m, k)-set consensus, an object that provides k-set consensus
among m processors, in a system of n, n > m processors, we do not need to use the precise
power of the objects but rather their effective cumulative set consensus power. E.g. when
n = 3, m = 2, and k = 1 and all the 3 processors are active then we only use 2-set consensus
among the 3 processors, as if 2-processors consensus is not available. We do this until at least
one of the 3 processors obtains an output. We show that this suggests a new direction in the
design of algorithms when consensus objects are involved.
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1 Introduction
We present 3 contributions:
1. Showing equivalence between MK, the SWMR system equipped with (m,k)-set consensus,
and an IIS subset of runs RMK,
2. Show how to compile programs written for MK to be run on RMK, and
3. Use the observation of how the this compiler works to design algorithms with RMK in
mind, instead of the explicit objects. The paper illustrates this possibility on two elementary
examples. This open the possibility of a “new design paradigm” that reduces “designing with
objects” with “designing with reduced concurrency.”
The first two contributions are theoretical in nature. We show their feasibility without worrying
about the complexity of the various implementations. These contributions are small steps in a
rather ambitious agenda, and it makes the agenda more credible. The agenda involves establishing
the following:
1. Any interesting distributed computing model can solve ǫ-agreement (there is no interesting
model below read-write wait-free),
2. Any interesting distributed problem, at the possibility level, can be captured by a network of
tasks (tasks are the functions of distributed computing),
3. Any interesting distributed system is equivalent to some subset of runs of the wait-free IIS
model (read-write and the knowledge of the possible run captures any possible “knowledge-
relation” among processors),
4. Any question about the solvability of a task T in a (sub-IIS) model M can be reduced to the
question of solvability of a task T (M) wait-free (It is all wait-free).
The contribution to the agenda is in showing that indeed the MK model (a very interesting
distributed system), corresponds to a subset of runs of the IIS.
The second less theoretical contribution is in a “new algorithm design paradigm” that emerges
from the theoretical results: Any task solvable with set consensus can be solved by a “wait-free”
algorithm tuned to the variable concurrency provided by the objects.
There are three main technical ideas involved:
1. Describe the availability of (m,k)-set consensus as an affine task [12] T (a task posed as
a subcomplex of a subdivided simplex). With this task every processors can determine k-
set consensus value for and combination of m processors out of the
(
n
m
)
possible. Then we
approximate T (using the colored simplicial approximation theorem [14, 4]) by a subset of IIS
runs. This is done by completing T to a subdivided simplex, approximating it, and choosing
runs that land in T .
2. Show that with (m,k) set consensus j processors can implement k⌊j/m⌋+min(k, j mod m)-
set consensus. Use this in conjunction of the simulation of SWMR on IIS [4, 11], the Gen-
eralized State-Machine Replication (GSMR) method [18], and the RC simulation [3], to run
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programs written forMK to run on RMK. The GSMR convertsMK to n read-write threads
progressing with maximum asynchrony of k⌊j/m⌋+min(k, j mod m), where j is the cardi-
nality of the set of the active processors, processor that arrived with an input but did not
obtain an output as yet. The n fixed threads work as a BG [19, 20] processors. The syn-
chrony among them, as shown in the RC simulation, allows to do away with the Extended-BG
simulation [21] used for colorful tasks. Finally, the use of (mk)-set consensus in GSMR is
replaced by the fact that we run in RMK, while GSMR has iterated structure too; it evolves
in rounds that use “fresh” variables in each round. This allows to simulate a GSMR round
with a fixed number of iterations of RMK. This extends the equivalence between IIS and
and SWMR-SM from wait-free [4, 11], 0-1 tasks [23, 11], and t-resiliency [1], to consensus
objects.
3. From the theory above it is clear that programs that call on (m,k)-objects can be compiled to
run without the objects over RMK. Can one write program “directly” with RMK in mind
without “cheating” and using the compiler? We speculate that when the question is precisely
formulated the answer will be positive. We show two rather simple example of algorithms
that do not “cheat.”
Since the quest to make the paper self contained was judged as hopeless, the traditional Model
section section is abbreviate from [12] and put in the appendix. In the following section we elaborate
on the three points: 1. The idea behind getting RMK from IIS with (m,k)-objects, 2. How to
compile MK programs to run on RMK, and 3. Examples of direct design for RMK. The next
section goes into the details of the idea presented in 1 above, and the next section gives the technical
detail of how to get the cumulative set-consensus power of (m,k)-objects. Finally the obligatory
Conclusions.
2 Elaboration on the technical ideas
2.1 A subset of n-processors IIS runs that solves (m, k) set consensus among
any m processors, n ≥ m, and is implementable by IIS with (m, k)-objects
The (soft-wired [22]) object of (m,k)-set consensus can be invoked by m processors and to each
invocation it returns one of the inputs provided to it by some invocation, such that at most k
distinct invocation values are returned in total [13].
It is known what is a RMK for (2, 1)-objects. It is the iteration of the task IS [17] where in
each iteration a processor returns a unique snapshot [7] (The Distinct IS task). How do we do it
in general for (m,k)-objects? In [10], k-processors consensus is established as distinct IS task in
which in addition a processor “knows” the k− 1 ids preceding it in the implicit order of processors
of the task. But this author does not know how to translate “know” into IIS subset.
This is the main thrust of the paper. It builds on an ideas from [9] and [12]. The paper
in [9] presents an elementary proof that the protocol complex of the read-write wait-free system
constitutes a subdivided simplex. It does this by considering a sequence of pairwise interaction
by processors, one pair per round. After all pairs are scheduled in distinct rounds, we obtain a
composite chunk of rounds that now repeats ad infinitum.
The one-time pairwise interaction between two processors in [9] results in three possible outcomes
for the pair, outcome 1, 2, and 3. Outcome 1 and 2 share a processor that has the same local view
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in both, and similarly outcomes 2 and 3. If we wanted to capture the system of read-write wait-free
equipped with 2-processors consensus, we just do as above eliminating outcome 2. We will get a
sub-complex of the subdivided simplex that we have obtained in the wait-free case. This simple
observation drives the rest of the subsection.
We generalize the (2, 1) idea above to (m,k), to get to built an affine complex that solves T .
Finally, we do want to capture runs as a subset of a single model, which we chose to be the IIS.
For that we show how to replace a composite chunk of the rounds we described with an equivalent
chunk from IIS. We use the idea from [12] that every affine task, that is, a task that is a sub
complex of a subdivided simplex, or for that matter any sub-complex of a chromatic subdivided
simplex, can be equated with a set of IIS run. The composite chunk we have produced is an affine
task T .
To capture any affine task as subset of IIS runs, we notice every colored subdivided simplex can
be approximated by enough iteration of IIS [14, 4] we complete the affine task to colored subdivided
simplex, approximate it, and chose the prefixes of runs that fall into T .
The iterations of this chunk ad infinitum is RMK
2.2 RMK can run MK Programs
Let Π be a program in MK, i.e. threads of reads and write to SWMR shared-memory, with the
threads invoking (m,k)-set consensus objects. How do we execute Π in RMK? Processors in
RMK can solve (m,k)-set consensus, but how do they coordinate local states calling on a copy of
(m,k) to know what is the outcome since the virtual call to (m,k) in RMK happens in a single
round, while when the call to (m,k) in Π takes place by the processors simulating Π, at different
rounds of the simulation? Conceptually, the answer is simple: Just the first round in which the
object is invoked matters. Latter processor will adopt a value from first round processors. The
implementation of this simple idea, unfortunately, requires heavy machinary.
We draw on 3 simulations: Simulating SWMR-SM on IIS [4, 11], simulating free-for-all execution
that builds on the replicated multi-state-machine in [18] (GSMR), and finally drawing on the
companion submission called RC simulation that replaces the EBG simulation [21], by considering
constant number n of BG simulators but increasing and reducing their concurrency.
We elaborate on each of these simulations in turn. The view from 20,000 feet is as follows:
Processors run in RMK and drive a GSMR system. The role of a processor is to get its input into
the simulation so that its thread can be executed. It is ignored (simulated as departed) once its
thread has an output. The GSMR just gives steps to n BG simulators. The less processors there
are or the higher the power of consensus they have the higher the synchrony of the BG simulators.
The n BG simulators through the RC mechanism execute Π (we need RC since we do not run BG
in the traditional way of wait-free simulators but as simulators with certain level of synchrony).
2.2.1 Simulating SWMR-SM on IIS
Our target machine in this paper is a subset of of runs of the iterated system IIS. At the first step
we would like to run the GSMR replication system of [18] in IIS. The replication system was written
for SWMR-SM, but luckily it has a round structure. At the beginning of a round all processors
invoke set-consensus and then communicate within a SWMR mechanism. The crucial observation
is that from round to round GSMR uses “fresh” variables. Thus the simulation of a round of GSMR
takes a fixed number of rounds in IIS: A fixed number of rounds of RMK (the chunck) to get the
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set consensus required, and then a fixed number of rounds to simulate the GSMR communication
in a round (posting proposals, doing Commit-Adopt, etc.).
Thus, our run in RMK is an alternating fixed size chunks of solving set consensus followed by
a fix size chunk of rounds to simulate the read-write round of GSMR, solving set-consensus, etc.
2.2.2 GSMR as a Threads Execution Model
The scheme proposed in the Concur paper [18], shows how to generalize the single State-Machine
approach to distributed computing [8] using consensus, to the case of (∞, k)-set consensus, in
short k-set consensus. The state-machine approach [8] shows how using consensus processors can
coordinate to replicate a linear order of proposed commands. The GSMR assumes processors
want to place commands on k distinct machines. It shows how using k-set consensus they can
replicate putting commands on these k machines, with progress guarantee that at least the placing
of commands on at least one machine will progress.
A trivial Corollary of the technique behind GSMR in [18] shows that with k-set consensus,
n processors can place commands on n state-machines with guaranteed progress on n − (k − 1)
machines.
Thus, with k-set consensus n processors can simulate n threads where in each round at least
n − (k − 1) of the threads advance. Thus if k is small relative to n, the scheme simulates an
execution with high level of synchrony. With consensus, the execution of all the n threads will be
synchronous!
The main innovation of this section is to consider the state-machines to be read-write threads.
Processors running GSMR read their local replica, which may lag, or be ahead of another replica.
Based on their local read, they propose this value as a command for all the next read steps of
threads (the writes will be inferred from the value of the read). All these possibly distinct read
values are proposed. Any one of them decided for a thread is a valid read value of the tread since the
threads read asynchronously. Thus the idea is to use GSMR as a execution scheme for read-write
threads, similar to the logic of the GB simulation.
But the threads of Π we are given are not only of read-write threads, they also invoke (m,k)-
objects. The next idea is to replace each (m,k)-object in Π with a BG safe-agreement (SA) task
[]. A solution to an SA task (see appendix) is read-write with a await(condition) statement. The
burden we have is to show that these await statements will still allow progress of at least one
thread. When that thread will output, RMK processor associated with it (brought its input) will
be simulated as departed, the synchrony of GSMR will increase, the concurrency of executing Π
will hopefully decrease, and this will allow another thread to progress.
Who are these n threads we simulate? We do not simulate directly the threads of Π. GSMR
is built with a fixed set of threads (state-machines) in mind. The effective set-consensus RMK
that drives GSMR provides is implicit rather than explicit as it depends on the number of virtual
arrival and virtual departure of processors. This will affect the number of state machines that will
progress. To do away with this complication GSMR runs a fixed number of threads n of processors
that behave like BG simulators: They run all over Π with some rule determining which thread of
Π can advance as some SA’s are “waiting.”
We could run a variable number of threads according to getting a GSMR thread that can progress.
This variable number of threads is a problem, since when synchrony grows and the number of
threads shrink, threads that were active before and are not active now may interfere with an SA
task. In the past this problem was solved by the Extended-BG simulation [21]. Here we solve it in
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a more elegant way by fixing the number of BG simulators to n, and letting the synchrony change.
Running the BG simulation with partially synchronous BG simulators, something that have not
been done before, is described in a companion submission under the name RC-simulation. The
RC-simulation changes the BG scheme by determining that an SA is blocked [19] only after some
delay to let live simulators have a chance to terminate their execution of the core of the SA (all
but the await statement). Thus, the RC-simulation [3] is an elegant substitute to EBG [21]
2.2.3 The RC Simulation
The crux of the RC simulation was explained above. In more detail, suppose we have n BG
simulators with at most one fault. We know [19, ?] that any number of processors with at most a
single possible fault is effectively two processors. The original BG simulator converts the above to
let BG simulator number 1 and 2 take steps and all the rest “skip.” At least one of BG simulators
1 and 2 will take step. To do this we need to do the number 2, i.e. that at most a single processor
might fail. The RC simulation lets all take steps. All will go to some SA, one will finish the core
of the SA first without knowing the outcome. Should it proceed to another SA? May be all the
processors are alive and synchronous but they have started the SA at different times. If it will
proceed to another SA the concurrency of the execution of Π might grow un-necessarily (and say,
in the case of solving Renaming [16] will require more space than necessary). The crux of the
RC simulation is to show that if the decision to proceed to the next SA is delayed enough (as a
function of the number of the active SA’s) then if a simulator does proceed it is accounted for by
one simulator being too slow. I.e. the execution was not completely synchronous.
In case of at most one faults, after two SA’s are active, the delay guarantees that at least one
SA of the two will terminate.
2.2.4 Executing Threads that Invoke (m,k)-objects
Now that we have reduced the execution to executing by BG processor in an RC simulation we
use what we prove later that with (m,k)-set consensus j processors can solve k⌊j/m⌋ +min(k, j
mod m)-set consensus. This will be the effective number of BG processors in the RC simulation.
Since the SA for every (m,k)-set consensus needs at least k+1 simulators to be siting in a middle
of the safe agreement code, we get that at least one BG simulators can find a thread to execute.
2.3 New-Line of Algorithms Design
As mentioned in the subsection above, with (m,k)-set consensus j processors can solve cumulative
set consensus: k⌊j/m⌋ +min(k, j mod m)-set consensus. Take m = 2, k = 1. The object is now
2-processors consensus.
The most elementary task solvable by n processors is Test-and-Set (TST). In TST one of the
participants outputs “win” while the other output “lose.” What if at any point in the execution
all we have is the cumulative set-consensus power of the 2-processors consensus? Can we do TST?
Of course we can, as we can take any TST implementation and run it through the compiler we
described. But then we replace objects with safe agreement etc. Can we do it directly? Of course
this question is not formalized, but we will rely on Supreme-Court judge Potter Stewart saying: “I
know it when I see it”
It is elementary for TST. Processors do cumulative set consensus and write the id they obtained
in shared-memory. A processor that afterwards does not see its id written outputs “lose” and
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depart (virtually). A processor that arrives late and sees any id written, outputs “lose.” Continue
inductively with processors that saw their id written in shared-memory. Notice that this solution
is linearazible [2].
All algorithms in Common2 [7, 6] “TSTs everything that moves.” It feels like the use of TST
requires different mind-set than wait-free. Indeed, the group involved in Common2 over the years
[7, 6] seem to be the same “old-hands.” People who developed intuition in the use of TST. Lets
therefore take the second most elementary task solvable by 2-processors consensus: Tight-Renaming
[5].
In Tight-Renaming each of k participating processors outputs a unique integer in the range 1 to
k. The standard TSTed way to solve it is for processors to TST the integers 1, 2,. . . in order with
the winner outputting the integer it won. Can we accomplish the same using only the cumulative
set-consensus power of 2-processors consensus.
If the number of arrivals is 2k or 2k − 1 the cumulative set consensus power will narrow it to at
most k. These at most k processors can now solve Adaptive-Renaming [16] in the available range
of at least 1 to 2k − 1. When one processor outputs it writes its output in shared memory and
depart. The rest of the processors continue inductively using the integers that were not claimed by
being written to shared memory. This solution is not linearizable.
This solution to tight-renaming illuminates how the “wait-free logic” of Adaptive-Renaming
[16] spills over to the same problem type, when 2-processors consensus is available. It will be
interesting to push the wait-free-logic to Fetch-and-Add and SWAP [7, 6]. More importantly it will
be interesting to formalize the question and actually prove it can always be done.
3 Constructing RMK
We first present the task (m,k)-set consensus among any m processors as an affine complex
C(n,m, k), where n denotes the number of processors. An Affine complex is a subcomplex of
a chromatic finitely-subdivided simplex A. To create C(n,m, k) we first describe how we create
C(m,m, k), i.e. what is the subcomplex we talk about when the number of processors n = m. The
complex C(m,m, k) is a subcomple of Chr2(sm−1), the second standard chromatic subdivision of
the m − 1-dimensional simplex sm−1. To get C(m,m, k) we purge from Chr2(sm−1) all the sim-
plexes that are not part of an elementary m−1-dimensional simplex that has at least one vertex on
a face of Chr2(sm−1) of dimension k − 1. I.e. we hallow out Chr2(sm−1) of all simplexes that do
not touch a k− 1-dimensional face. The observation we make leaving out the proof (as its straight
forward but messy) is that any of the remaining simplexes every vertex not on a k− 1-dimensional
face has no two vertices on it link that touch two distinct faces of dimension k− 1 or less (this will
not be true for the first subdivision). Thus every remaining simplex “identifies” exactly a single
smallest face of dimension k − 1 or less.
Lemma 3.1 Consider the runs that corresponds to C(m,m, k), then in a model of these runs we
can solve k-set consensus among m processors, and C(m,m, k) when considered as a task is solvable
in a read-write wait-free m processors SWMR memory with access to (m,k)-set consensus.
Proof.
⇒
For every run in a simplex of of C(m,m, k) after two Immediate Snapshots a processor obtains
a vertex of its color in C(m,m, k). It then returns an id from the smallest cardinality face of
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Chr2(sm−1) of all the simplexes which contains it. By the unproven property we skipped the car-
dinality of the output set is k or less.
⇐
Processor use (m,k) set consensus to determine at most k corners (0-dimensional faces) of Chr2(sm−1).
They then execute convergence [14, 4] algorithm from these corners to return a simplex of C(m,m, k).

To construct C(n,m, k), we consider all the
(
n
m
)
combinations of m processors in some order,
comb1, . . . , comb(n
m
). We take the n−1-dimensional simplex s
n−1 and take the face that corresponds
to comb1. We subdivide it according to C(m,m, k) and cone-off this subdivision with the rest of
the vertices not in comb1. Now we got a complex which is a subcomplex of a colored subdivided
simplex. We take all the faces of elementary simplexes in the subdivision that correspond to comb2.
We subdivide each such face according to C(m,m, k) and then in each simplex cone this subdivision
off with the rest of the vertices. We continue this for all combinations to get C(n,m, k).
C(n,m, k) can be completed to a colored subdivision of sn−1. The completion viewed as a wait-
free solvable task there exist q such that Chrqsn−1 approximates the task. We now consider all the
simplexes of Chrqsn−1 that land in C(n,m, k), to be the first q rounds of runs in RMK, denoted
RMK∐.
Lemma 3.2 Consider the runs that correspond to RMK∐ , then in the model of these runs we
can solve (m,k)-set consensus among all n processors, and RMK∐ when considered as a task is
solvable in a read-write wait-free n processors SWMR memory with access to (m,k)-set consensus.
Proof. Since each simplex of RMK∐ resides in a simplex of C(n,m, k) we can just identify back
the process of the subdivision we described above and in turn each processor can answer its choice
of value for each m combination it belongs to. In the opposite direction our construction of RMK∐,
just used (m,k)-objects and read-write. 
To create RMK we now iterate RMK∐ ad-infinitum.
4 The cumulative set-consensus power of j processors using (m, k)-
objects
Theorem 4.1 Given (m,k)-set consensus j out of n processors can implement k⌊j/m⌋+min(k, j
mod m)-set consensus.
Proof.
Consider we knew who the j processors are. W.l.o.g. [22] we assume soft-wired objects, i.e. the
software controls that at most m processors will invoke the (m,k)-set consensus. To implement
k⌊j/m⌋+min(k, j mod m)-set consensus processors rank themselves. We then arrange the objects
in order, the first object covers the lowest m ranked processors etc., and a processor invokes the
object that covers the range of ranks that include its rank.
To “know” j, processors march through layers 1 up to n. A processor starts at layer 1 with its
id as input id. Inductively it writes at layer i all the ids it encountered at layer i− 1, and takes a
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Shared Array C1[1 . . . n, 1 . . . n] initialized to ∅;
Shared Array C2[1 . . . n, 1 . . . n] initialized to ∅;
Local IdSeen set of processors id, InId input id, both initialized to {MyId} and MyId, respectively;
for j = 1 to n do
C[j, 1] := IdSeen;
Snap := ∪l C1[j, l];
if |Snap| = j then
InId := Invoke with InId the object according to MyId rank in Snap;
C2[j, i] := InId;
IdSeen = ∪l C1[j, l];
If |IdSeen| = j then return MyId;
else
If ∪l C2[j, l] 6= ∅ then InId := element of ∪l C2[j, l];
end
end
Algorithm 1: Extracting cumulative power of soft-wired objects.
snapshot of all the ids written. If the number of distinct ids written is i, it invokes the appropriate
object, at layer i, with the inductive output id from layer i− 1, obtains an input id, and writes the
input id in shared memory. It then looks back at the number of arrivals to the layer. If it is still
i, it departs with its input id. If it is larger than i, it continues with the input id it got from the
object, and all the ids it encountered, to layer i+ 1.
On the other hand, if at layer i the number of ids it observed is larger than i it continues to layer
i+ 1, with either its input id to layer i, in case it did not see an input id written at layer i , else,
it adopts an inout id written at layer i, as its input id to layer i+ 1.
The algorithm appears in figure Algorithm 1. It works since if any processor returns
it has seen the registration cardinality unchanged. Correspondingly processors that
comes later will adopt a value from that layer. A concurrent processor that failed to
see the registration cardinality unchanged obviously has a value from this layer. Since
we go from 1 to n, some processor must return sometime. Notice the invariant that
the value IdSeen written to a layer is of cardinality greater equal to the layer index. 
4.1 Implementing the Cumulative set-consensus power in RMK
Notice that the algorithm above is layered. I.e. each layer uses “fresh” objects, be it set consesnsus
objects or read-write registers. This means that every layer can be simulated [4, 11] in RMK in
some fixed number of iteration: A processor that moved from layer i to layer i+1 does not ‘interfere”
any more with writes at layer i. To see that the (m.k)-objects do not need to be persistent objects
we make a further observation. Each layer can be further partitioned into three phases:
1. The first phase is a read-write phase in which a processors writes the ids it encountered so
far and takes a snapshot,
2. At the second phase a processor invokes an (m,k)-objects with it id, and
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3. The third phase is again read-write phase in which a processor writes the id returned to it by
the (m,k)-object, and look back at the ids now written in the first phase.
Each of the three phases can be bounded a priori by some constant number of iterations. Thus
the boundary of the middle phase is well defined and that is where processors in RMK simulate
their invocations of the (m,k)-set consensus objects. Notice that in this phase processors in RMK
in fact implement the soft-wired objects from hard-wired objects.
5 Conclusions
We have shown the existence and gave a constructive algorithm for the sub-IIS model that corre-
sponds to any set-consensus objects. We remark in passing that generalizing this to any combination
of such objects is straight forward. This adds evidence to support the quest of having canonical
distributed model, namely, some subset of IIS runs. Supporting that any distributed computing
system can be captured by a subset of IIS.
We showed further evidence to another Thesis, equating wait-free SWMR-SM equipped with any
task, to the IIS model equipped with same. Namely, it was shown for 0-1 family of tasks, and now
we enlarged to to consensus tasks. Surprisingly, it is still unknown what is the sub-IIS model for
the 0-1 family of tasks.
Finally, and probably the least foundational but the most sexy part of the paper is the subsection
that shows a new possibility of design of algorithms when consensus objects are available. In fact,
we plan in the future of reproducing all the algorithms in Common2 [7], in that spirit.
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Appendix
A Sub-IIS models
In this section, we describe our perspective on the Iterated Immediate Snapshot (IIS) model [4] and
give examples of sub-IIS models.
A.1 The IIS model
Our base model is the IIS. It consists of an infinite sequence of the IS tasks [] IS1, IS1, . . .. Processors
start by submitting their inputs to IS1 and subsequently taking the output as the input to the
next IS in the sequence.
Let R be the set of runs in IIS. A processor is participating if it went through IS1. A processor
is live, if it went ad-infinity.
Some processors might not be seen by other, or not seen infinitely often. This may allow to
remove (a suffix) of their appearance in a run r and still leave some processors unaware that we
did this surgury. It is easy to see that this surgury has a well defined unique “skeleton.” The set
of processors that are live in the skeleton sk is called fast(sk). Since the skeleton is unique the set
fast(r) will denote the fast set of the skeleton of r. In a run r, processor that are not in the fast(r)
are in slow (r).
A.2 Examples of models
We define a sub-IIS model M to be any subset of R.
Example A.1 The wait-free (or completely asynchronous) model WF is the set R itself. The
interpretation of WF is that anything can happen (all sorts of step interleavings are allowed).
Example A.2 For t ≤ n, the t-resilient model Res t consists of the runs r ∈ R such that
|fast(r)| ≥ n+ 1− t. This is the model in which at most t processes are slow.
Example A.3 For k ≤ n + 1, the k-obstruction-free model OF k consists of all the runs r in
which no more than k processes are fast, i.e., |fast(r)| ≤ k. This model was previously discussed in
[?], following a suggestion of Guerraoui.
Example A.4 More generally, consider the model with adversary A [?], which we denote by
Madv(A). Here, A is any subset of the power set of {0, 1, . . . , n}. We then define Madv(A) to
consist of all runs r such that slow (r) ∈ A.
B Topological definitions
We assume the reader is familiar with by now standard terminology used in Distributed Computing
of Chromatic Complexes, Subdivided-Simplexes, etc
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We denote by Chrk s the k’th iterated subdivision of the simplex s, and by |Chrk s| we denote
its some standard embedding in Rn. Since every simplex of Chrk s is a partition of R by prefixes if
we continue this process to infinity we get that every point in the embedding of s, |s|, is a unique
subset of R. All runs at a point share the same skeleton.
C Tasks
C.1 Definitions
A task T = (I,O,∆) on n + 1 processes {p0, . . . , pn} consist of two finite, pure n-dimensional
chromatic complexes I and O, together with a chromatic multi-map ∆ : I → 2O. The input
complex I specifies the possible input values, the output complex O specifies the possible output
values, and ∆ describes which output values are allowed for a given input. The colors specify to
which process each input or output value corresponds.
A task is called input-less if the input complex is the standard simplex s, colored by the identity.
Then each process starts with input only its own id.1
C.2 Affine tasks
Many examples of input-less tasks can be constructed as follows. Let L ⊆ Chrk s be a pure n-
dimensional subcomplex of the kth chromatic subdivision of s, for some k. For each face t ⊆ s, the
intersection L ∩ Chrk t is a subcomplex of Chrk s; we assume that this subcomplex is pure of the
same dimension as t (and possibly empty).
We define an input-less task (s, L,∆) by setting ∆(t) = L ∩ Chrk t for any face t ⊆ s. Tasks
constructed like this are called affine. To depict an affine task, we can simply draw the corresponding
complex L.
By abuse of notation, we will usually write L for the affine task (s, L,∆). We chose the name
affine because if we have a task L as above, the geometric realizations of the simplices of L can
be depicted as lying on affine subspaces of Rn. Similar terminology appears in algebraic geometry,
where one talks about affine varieties.
C.3 Task Solvability
In a sub-IIS model, informally, a task T = (I,O,∆) is solvable in M if for all runs r ∈ M , the
infinitely participating processes output, and their output is a subsimplex of the allowed outputs
for the participating processes. An output is the result of a protocol. For us, when dealing with
solvability rather than complexity, a protocol is just a partial map from views to outputs. Thus,
requiring an infinitely participating process to output means requiring that eventually it will have
a view that is mapped by the protocol to an output value.
We define the set V = V(I) to consist of all possible view(pi, ω, k) in all runs r ∈ R, for all
processes pi, simplices ω ∈ I, and integers k ≥ 0. Formally, a protocol Π for the task T is a map
1Note that in the definition of a multi-map we allowed images to be empty. This is somewhat non-standard, as it
means that processes in a task do not have to output. If one prefers to avoid that, for every task T = (I,O,∆) we can
construct a new, equivalent task T+ = (I+,O+,∆+) as follows. We let I+ = I. The output complex O+ is obtained
from O by adding extra vertices v0, . . . , vn (with vi corresponding to “no output” for the process i); moreover, for
each simplex σ in O, we add an n-simplex σ+ in O+ by adjoining vertices vi for the colors i not represented in σ.
Finally, we let ∆+(τ ) = (∆(τ ))+.
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from a subset of V to the set of vertices in the output complex O.
Definition C.1 A task T = (I,O,∆) is solvable in a sub-IIS model M if there exists a protocol
Π for T such that for all r ∈M (with r = S1, S2, . . . as before):
1. For each pi, and for each n-dimensional simplex ω ∈ I, there exist k0 and a vertex v of O
colored i, such that:
• For all k < k0, view(pi, ω, k) /∈ domain(Π);
• For all k ≥ k0 such that pi ∈ Sk exists, we have Π(view(pi, ω, k)) = v.
(This condition is satisfied vacuously if pi is not infinitely participating, because we can find
k0 such that pi did not take k0 steps in r, so pi 6∈ Sk for k ≥ k0.)
2. For all k, {Π(view (pi, ω, k)) | view(pi, ω, k) ∈ domain(Π)} is a sub-simplex of a simplex in
∆
(
ω ∩ χ−1(part (r))
)
.
In every run r ∈ M , condition (1) above requires every infinitely participating to eventually
produce an output, and condition (2) requires the produced output to respect the task specification
∆ given the inputs of participating processes.
C.4 Safe-Agreement (SA) Task
We present here safe-agreement as a task. In the literature safe-agreement is specified operationally
[20].
1. Processor p ∈ P outputs ⊥ or its input vp,
2. At least on processor p ∈ P does not output ⊥,
3. All processors that do not output ⊥ output the same vq, q ∈ P .
The SA task can be solved wait-free [19]. A wait-free solution to SA is a SA-module. A SA-
module also asks processors to post their output in Shared-Memory. The implication is that either
p ∈ P that terminated knows an non-⊥ output q to SA, or if not, there is at least one processor
p′ ∈ P that has not terminated the SA-module. This idea that either processors know the value
of the election in the SA, or otherwise one processor p′ invoked SA but has not returned (or
returned but did not write its return, which is always the next to do after a return) from SA, and
consequently blocked from executing. We call a processor that invoked SA, did not post an output,
and an output q is not available, a processor that is blocking or stalling the SA.
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